## DLDA

(CBCGS MAY 2019)

Q1] a) Convert (451.43)10 into octal, binary and hexadecimal and base 7.

## Solution :-

Decimal to octal

| 8 | 451 |  |
| :---: | :---: | :---: |
| 8 | 56 | 3 |
| 8 | 7 | 0 |
|  | 0 | 7 |

$451=703$
$0.43 \times 8=3.44 \quad 3$
$0.44 \times 8=3.52 \quad 3$
$0.52 \times 8=4.16 \quad 4$
$0.43=(0.334)$
$(451.43)_{10}=(703.334)_{8}$

Decimal to binary

| 2 | 451 |  |
| :--- | :--- | :--- |
| 2 | 225 | 1 |
| 2 | 112 | 1 |
| 2 | 56 | 0 |
| 2 | 28 | 0 |
| 2 | 14 | 0 |
| 2 | 7 | 1 |
| 2 | 3 | 1 |

$451=111000011$
$0.43 \times 2=0.86$
0
$0.86 \times 2=1.72 \quad 1$
$0.43=0.01$
$(451.43)_{10}=(111000011.01)_{2}$

Decimal to hexadecimal

| 16 | 451 |  |
| :--- | :--- | :--- |
| 16 | 28 | 3 |
| 16 | 1 | 12 |
|  | 0 | 1 |

$451=\left(\begin{array}{ll}1 & 12\end{array}\right)$
$0.43 \times 16=6.88 \quad 6$
$0.88 \times 16=14.08 \quad 14$
$0.08 \times 16=1.28 \quad 1$
$0.43=(0.6141)$
$(451.43)_{10}=(1123.6141)_{16}$

Decimal to base 7

| 7 | 451 |
| :--- | :--- |
| 7 | 64 |
| 7 | 9 |
| 7 | 1 |
|  | 0 |

3

1
2
1
$451=\left(\begin{array}{ll}1 & 213\end{array}\right)$
$0.43 \times 7=3.01 \quad 3$
$0.01 \times 7=0.07$
0
$0.43=(0.30)$
$(451.43)_{10}=(1213.30)_{7}$

Q1] b) Subtract using 1's and 2's complement method (73)10-(49)10.

## Solution :-

1's complement method
Binary representation of 49 is 0110001
1's complement of 49 is 1001110

1001110
$+1001001$

10010111
$+\quad 1$

10011000

Therefore $(73)_{10}-(49)_{10}=11000=(24)_{10}$.
2's complement method.
Binary representation of 49 is 0110001
1's complement of 49 is 1001110
2 's complement of 49 is 1 's complement +1

1001110
$+\quad 1$

1001111
Now adding 73 and 2's complement of 7

1001001

+ 1001111

10011000
Discard carry 1
Therefore $(73)_{10}-(49)_{10}=11000=(24)_{10}$.

Q1] c) Perform (52)10-(68)10 in BCD using 9's complement.

## Solution :-

First subtract 68 from 99 that is find 9 's complement of 68

99


31

We then add 52 and 9's complement of 68

ENGINEERING

83
$(52) 10-(68) 10=(83)$

Q1] d) State De Morgan's theorem. Prove OR-AND configuration is equivalent to NOR-NOR configuration.

## Solution :-

Theorem 1:
Statement: The complement of the product of two or more variables is equal to the sum of the components of the variables.
Logical expression: $\overline{\mathrm{A} . \overline{\mathrm{B}}}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$
NAND is equal to BUBBLED OR.

| A | B | A.B | $\overline{\text { A. } \bar{x}}$ | $\overline{\mathrm{~A}}$ | $\overline{\mathrm{~B}}$ | $\overline{\mathrm{~A}}+\overline{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

From the above truth table we can see that $\overline{\mathrm{A} . \bar{B}}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ Hence proved.
Theorem 2 :-
Statement: The complement of the sum of two or more variables is equal to the product of the complement of the variables Logical expression: $\overline{A+B}=\bar{A} \cdot \bar{B}$
NOR is equal to BUBBLED AND.

| $A$ | $B$ | $\bar{A}+\mathrm{B}$ | $\overline{\mathrm{A}+\mathrm{B}}$ | $\overline{\mathrm{A}}$ | $\overline{\mathrm{B}}$ | $\overline{\mathrm{A}} . \overline{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

From the above truth table we can see that $\overline{A+B}=\bar{A} . \bar{B}$ Hence proved.

## Q1] e) Encode the data bits 111010001 using Hamming code.

## Solution :-

For given data of 9 bit, hamming code is given as

| D13 | D12 | D11 | D10 | D9 | P8 | D7 | D6 | D5 | P4 | D3 | P2 | P1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Given 9 bit is 111010001 therefore it can be written as

| 1 | 1 | 1 | 0 | 1 | P8 | 0 | 0 | 0 | P4 | 1 | P 2 | P 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

P1: For P1 consider P1, D3, D5, D7, D9, D11, D13
D3, D5, D7, D9, D11, D13 = 100111
For even parity set P1 = 0
P2: For P2 consider P2, D3, D6, D7, D10, D11
D3, D6, D7, D10, D11 = 10001
For even parity set P2 $=0$
P4: For P1 consider P4, D5, D6, D7, D12, D13
D5, D6, D7 = 00011
For even parity set P4 = 0
P8: For P1 consider P8, D9, D10, D11, D12, D13
D9, D10, D11, D12, D13= 10111
For even parity set P4 = 0

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Therefore, hamming code for 111010001 is given as 1110100000100 .

Q1] f) Explain SOP and POS and solve the following using K-Map
$F(A, B, C, D)=\pi M(1,3,5,6,7,10,11)+d(2,4)$
(04)

## Solution :-

The sum-of-products (SOP) form is a method (or form) of simplifying the Boolean expressions of logic gates. In this SOP form of Boolean function representation, the variables are operated by AND (product) to form a product term and all these product terms are ORed (summed or added) together to get the final function.

The product of sums form is a method (or form) of simplifying the Boolean expressions of logic gates. In this POS form, all the variables are ORed, i.e. written as sums to form sum terms.
$F(A, B, C, D)=\pi M(1,3,5,6,7,10,11)+d(2,4)$


Fig.1.1 K map representation.
Equation form is
$Y=(\bar{A}+B)(\bar{A}+D)(C+\bar{B})$

Q1] g) Explain lockout condition. How can it be avoided?

## Solution :-

In counters, Lockout condition is that condition wherein a counter gets onto a forbidden state and rather than coming out of it to another acceptable state or initial state, the counter switches to another forbidden state and gets stuck up in the cycle of forbidden states only. If by chance, the counter happens to find itself in any one of the unused states, its next state would not be known. It may just be possible that the counter might go from one unused state to another and never arrive at a used state. A counter whose unused states have this feature is said to suffer from LOCK OUT.

To avoid lock out and make sure that at the starting point the counter is in its initial state or it comes to its initial state within few clock cycles, external logic circuitry is to be provided and so we design the counter assuming the next state to be the initial state, from each unused states. In order to prevent lock out condition, use PRESET option and clear option in a flip flop and hence the registers will be cleared and we can go for the smooth functioning of counter circuits.

Q2] a) Reduce equation using Quine McCluskey method and realize circuit using (10) basic gates.
$-F(A, B, C, D)=\Sigma m(1,5,6,12,13,14)+d(2,4)$

## Solution :-

Table 1

| Group | Minterm | Binary Representation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | C | D |
| 0 | m1 | 0 | 0 | 0 | 1 |
|  | m2* | 0 | 0 | 1 | 0 |
|  | m4* | 0 | 1 | 0 | 0 |
| 1 | m5 | 0 | 1 | 0 | 1 |
|  | m6 | 0 | 1 | 0 | 1 |
|  | m12 | 0 | 1 | 1 | 0 |
| 2 | m13 | 1 | 1 | 0 | 1 |
|  | m14 | 1 | 1 | 1 | 0 |

## Table 2

| Group | Minterm | Binary Representation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B | C | D |
| 0 | m1-m5 | 0 | - | 0 | 1 |
|  | m2-m6* | 0 |  | 1 | 0 |
|  | m4-m5* | 0 | 1 | 0 |  |
|  | m4-m12* |  | 1 | 0 | 0 |
| 1 | M5-m13 | - | 1 | 0 | 1 |
|  | M6-m14 |  | 1 | 1 | 0 |
|  | M12-m13 | 1 | 1 | 0 |  |
|  | M12-m14 | 1 | 1 | _ | 0 |

Table 3

| Group | Minterm | Binary Representation |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $A$ | $B$ | $C$ | $D$ |
| 0 | M4-m5-m12-m13* | - | 1 | 0 | - |
|  | M4-m12-m5-m13* | - | 1 | 0 | - |
|  | M4-m12-m6-m14* | - | 1 | - | 0 |


| PI | Decimal of PI | 1 | 5 | 6 | 12 | 13 | 14 | 2 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~B} \overline{\mathrm{C}}$ | M 4 m 5 m 12 m 13 |  | $\otimes$ |  | X | $\otimes$ |  |  | X |
| $\mathrm{B} \overline{\mathrm{D}}$ | M 4 m 6 m 12 m 14 |  |  | $\otimes$ | X |  | $\otimes$ |  | X |

$Y=B \bar{C}+\bar{B} D$

## Q2] b) Design 4-bit BCD subtractor using IC 7483.

## Solution :-

ENGINEERING

IC 7483 performs the addition of two 4-bit BCD numbers A3 A2 A1 A0 and B3 B2 B1 B0 and carry input to give the output S3 S2 S1 S0 and carry out. So for adding the two numbers A3 A2 A1 A0 and B3 B2 B1 B0, the two numbers are given to input terminals 1,3,8,10 and 16,4,7,11 of the IC 7483 and carry in the terminal 13 is set to zero. To subtract two numbers by two's complement method, we are adding the 2 's complement of the second number to each of the four bits of the first numbers. The final carry is neglected and the difference is taken from S3 S2 S1 S0.

In the circuit we set mode control such that when the mode control is zero, addition is performed and subtraction is performed when the mode control is one. We use XOR gates to feed the input so that when control is one, the complement of each of the four bits are fed and mode control is zero, the input as such is fed.
In 1's complement subtraction, the complement of the subtraction is taken and added with the other number. The final carry is then added to LSB of the result. In case there is no carry, the complement of the result is taken and this will be a negative number. This indicates that, subtraction is performed from a smaller number.


Fig 2-4 bit BCD subtractor using IC 7483

## Solution :-

Step 1: Draw a table

|  | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $(0)$ | 1 | $(2)$ | 3 | $(4)$ | 5 | $(6)$ | 7 |
| A | $(8)$ | 9 | $(10$ | 11 | $(12$ | 13 | 14 | 15 |

If both the values in the column are included than it is connected to 1 . If both the values of the column are not included than it is connected to input 0 . So, for the given question the mux drawn is given below.

Step 2: MUX implementation


Fig. 3a 8:1 MUX

## Q3] b) Design a Full Subtractor using only NAND gates.

## Solution:-

Truth table of full subtractor

| $X$ | $Y$ | $Z$ | $D$ | $B$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |


| 1 | 0 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

$D=X \oplus Y \oplus Z$

| YZ |
| :--- |
| 0 $\boxed{1}$ 1 <br> 1 <br> 0 0 |

$B=\bar{X} Y+\bar{X} \bar{Y} Z+X Y Z$
Representation of full subtractor using NAND gates.


Q3] c) Design a logic circuit to convert 4-bit gray code to its corresponding BCD code.

## Solution:-

Step1: Write the truth table of Gray code and its equivalent binary code is as shown in table:

| Gray Code Input |  |  |  | Binary Cocie Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G3 | G 2 | G 1 | GO | 133 | B2 | B 1 | $B 6$ |
| $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | O |
| 0 | 0 | $\bigcirc$ | 1 | O | 0 | $\bigcirc$ | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| $\bigcirc$ | O | 1 | 0 | O | $\bigcirc$ | 1 | 1 |
| 0 | 1 | 1 | $\bigcirc$ | 0 | 1 | $\bigcirc$ | $\bigcirc$ |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| $\bigcirc$ | 1 | $\bigcirc$ | 1 | $\bigcirc$ | 1 | 1 | $\bigcirc$ |
| $\bigcirc$ | 1 | $\bigcirc$ | 0 | $\bigcirc$ | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | $\bigcirc$ |
| 1 | 1 | $\bigcirc$ | 1 | 1 | 0 | $\bigcirc$ | 1 |
| 1 | 1. | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | $\bigcirc$ | 1 | $\bigcirc$ | 1 | 1 |
| 1 | $\bigcirc$ | 1 | $\bigcirc$ | 1 | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 | $\bigcirc$ | 1 | 1 | 1 | 1 | $\bigcirc$ | 1 |
| 1 | $\bigcirc$ | $\bigcirc$ | 1 | 1 | 1 | 1 | O |
| 1 | $\bigcirc$ | $\bigcirc$ | 0 | 1 | 1 | 1 | 1 |

Step2: Write K - map for each binary output and get simplified expression The K - map for various binary outputs and the corresponding simplified expression are given below:

For output B3


Fig.3.1 K map for B3
Simplified expression B3=G3
For output B2

| 00 | 00 |  |  | 10 |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 1 |

Fig 3.2 K map for B2
$\mathrm{B} 2=\mathrm{G}(3)(\overline{\mathrm{G} 2})+\mathrm{G}(2)(\overline{\mathrm{G} 3})$ $=\mathrm{G} 3 \oplus \mathrm{G} 2$


Fig 3.3 K map for B1

```
\(\mathrm{B} 1=\mathrm{G} 1 \overline{\mathrm{G} 2 \mathrm{G} 3}+\mathrm{G} 2 \overline{\mathrm{G} 3 \mathrm{G} 2}+\mathrm{G} 3 \mathrm{G} 2 \mathrm{G} 1+\mathrm{G} 3 \overline{\mathrm{G} 1 \mathrm{G} 2}\)
    \(=\overline{\mathrm{G} 1}(\mathrm{G} 2 \oplus \mathrm{G} 3)+\mathrm{G} 1(\mathrm{G} 2 \oplus \mathrm{G} 3)\)
    \(=\overline{\mathrm{G} 1} X+\overline{\mathrm{G} 1} X\) Where \(\mathrm{X}=\mathrm{G} 2 \oplus \mathrm{G} 3\)
    \(=\mathrm{G} 1 \oplus \mathrm{G} 2 \oplus \mathrm{G} 3\)
```

For output B0


Fig 3.4 K map for BO

```
\(\mathrm{B} 0=\mathrm{G} 0 \overline{\mathrm{G} 1 \mathrm{G} 2 \mathrm{G} 3}+\mathrm{G} 2 \overline{\mathrm{G} 3 \mathrm{G} 1 \mathrm{G0}}+\mathrm{G} 1 \overline{\mathrm{G} 3 \mathrm{G} 2 \mathrm{G0}}+\mathrm{G} 1 \overline{\mathrm{G} 3 \mathrm{G} 2 \mathrm{G0}}+\mathrm{G} 2 \overline{\mathrm{G} 3} \mathrm{G} 1 \mathrm{G0}+\mathrm{G} 2 \overline{\mathrm{G1} \mathrm{G} 3 \mathrm{G} 0}+\)
    \(\mathrm{G} 2 \overline{\mathrm{G0}} \mathrm{G} 3 \mathrm{G} 1+\mathrm{G} 3 \overline{\mathrm{G} 1 \mathrm{G} 2 \mathrm{G0}}+\mathrm{G} 0 \overline{\mathrm{G} 2} \mathrm{G} 3 \mathrm{G} 1\)
    \(=\overline{\mathrm{G} 0 \mathrm{G} 1}(\mathrm{G} 2 \oplus \mathrm{G} 3)+\mathrm{G} 0 \overline{\mathrm{G} 1}(\overline{\mathrm{G} 3 \oplus \mathrm{G} 2})+\mathrm{G} 0 \overline{\mathrm{G} 1}(\overline{\mathrm{G} 3 \oplus \mathrm{G} 2})+\mathrm{G} 1 \overline{\mathrm{G} 0}(\overline{\mathrm{G} 3 \oplus \mathrm{G} 2})\)
    \(=(\mathrm{G} 2 \oplus \mathrm{G} 3)+(\overline{\mathrm{G} 1 \oplus \mathrm{G} 0})+(\mathrm{G} 1 \oplus \mathrm{G} 0)+(\overline{\mathrm{G} 3 \oplus \mathrm{G} 2})\)
    \(=\bar{Y} X+Y \bar{X}\)
Where \(X=(G 2 \oplus G 3)\) and \(Y=(G 1 \oplus G 0)\)
    \(=(\mathrm{G} 2 \oplus \mathrm{G} 3) \oplus(\mathrm{G} 1 \oplus \mathrm{GO})\)
    = \(\mathrm{G} 2 \oplus \mathrm{G} 3 \oplus \mathrm{G} 1 \oplus \mathrm{G} 0\)
```


## Step3: Realization

The Gray to Binary code converter is as shown in figure given below


Fig. 3.5 Gray code to binary converter

Q4] a) Compare different logic families with respect to fan in, fan out, speed, Propogation delay and power dissipation.

## Solution :-

| Parameter | ECL | DTL | TTL | IIL | CMOS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Fan in | - | - | $12-14$ | - | Greater than <br> 10 |
| Fan out | 25 | Medium (8) | High (10) | $8-11$ | 50 |
| Speed X Power | 100 | 300 | 100 | Less than 1 | 70 |
| Propagation <br> Delay (ns) | $1-2$ | 30 | 10 | $25-2500$ | 70 |
| Power <br> Dissipation (mW) | $40-45$ | $8-12$ | 10 | $5-25$ | 01 |

$\qquad$

Q4] b) Implement 3 bit binary to gray code converter using Decoder.

## Solution :-

Truth table:-

| $A$ | $B$ | $C$ | $X$ | $Y$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 |

## Formulae:-

Let b 2 b 1 b 0 be the 3-bit binary number and g 2 g 1 g 0 be its equivalent gray code.
Then,
$\mathrm{g} 2=\mathrm{b} 2$
$\mathrm{g} 1=\mathrm{b} 2 \bigoplus \mathrm{~b} 1$
$\mathrm{g} 0=\mathrm{b} 1 \bigoplus \mathrm{~b} 0$


Fig. 4.1 Binary to gray code converter.

## Q4] c) Explain 4 bit bidirectional shift register.

## Solution :-

- The binary information (data) in a register can be moved from stage to stage within the register or in or out of the register upon applications of clock pulses.
- This type of bit movement or shifting is essential for certain application like arithmetic and logic operations used in Microprocessors.
- This group of registers are called as 'Shift Register'

4 -bit Bidirectional Shift Register:

- Bidirectional shift register allows shifting of data either to left or to the right side.
- It can be implemented using logic gates circuitry that enables the transfer of data from one stage to the next stage to the right or to the left, depend on the level of control line.
- The RIGHT/LEFT is the control input signal which allows data shifting either towards right or towards left.
- A high on this line enables the shifting of data towards right and low enables it towards left.
- When RIGHT/LEFT is high, gates G1, G2, G3 and G4 are enabled.
- The state of Q output of each flip flop is passed through the D input of the following flip flop.
- When the pulse arrives, the data are shifted one place to the right.
- When the RIGHT/LEFT signal is low, gates G5, G6, G7 are enabled.
- The Q output of each flip-flop is passed through the D input of the preceding flip-flop.

Mode control (M)


Fig.4.s2-4 bit Bidirectional Shift Register

Q5] a) Design mod 13 synchronous counter using $T$ flipflop.

## Solution :-

A synchronous counter is one which has the same clock input for all its flip flops. A MOD 13 synchronous counter counts from 0000 to 1101 . Hence it will require four $T$ flip flops. Synchronous counters are designed by using excitation table to determine the combinational logic of inputs to each flip flop. The excitation table for all the four T flip flops is shown:

| Present state |  |  |  | Next state |  |  |  | T Flipflop |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q ${ }_{\text {D }}$ | Qc | $\mathrm{Q}_{\mathrm{B}}$ | $\mathrm{Q}_{\mathrm{A}}$ | $\mathrm{Q}^{+}$ | $\mathrm{Qc}^{+}$ | $\mathrm{Q}^{+}{ }^{+}$ | $\mathrm{Q}^{+}$ | T ${ }_{\text {d }}$ | $\mathrm{T}_{\mathrm{C}}$ | $\mathrm{T}_{\mathrm{B}}$ | $\mathrm{T}_{\text {A }}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X |
| 1 | 1 | 0 | 0 | X | X | X | X | X | X | X | X |
| 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X |
| 1 | 1 | 1 | 1 | X | X | X | X | X | X | X | X |

Fig 5.a Excitation table for MOD 13 synchronous counter
From the above excitation table, we can draw k maps to determine input to every flipflop

$T_{D}=Q_{C} Q_{B} Q_{A}$
$Q_{B} Q_{A}$

$T_{C}=Q_{B} Q_{A}$

$T_{A}=\overline{Q_{D}}+\overline{Q_{B}}$

Four equations for four T flipflop are obtained. Using them, the MOD 13 synchronous counter is designed as follows:


Fig 5.2 MOD 13 synchronous counter using T flipflop

Q5 b) Convert SR flipflop to JK flipflop and D flipflop.

## Solution:-

## SR to JK

a) Excitation Table

| Input's |  | Present State | Next State | Flip Flop Input |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J | K | Qn | Qn+1 | S | R |
| 0 | 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | 0 | 0 | $X$ |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | $X$ | 0 |
| 1 | 1 | 1 | 1 | $X$ | 0 |

b) K-map simplification

c) Logic diagram


## SR to D

a) Excitation Table

| Input | Present State | Next State | Flip Flop Input |  |
| :---: | :---: | :---: | :---: | :---: |
| D | Qn | Qn+1 | S | R |
| 0 | 0 | 0 | 0 | X |
| 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | X | 0 |

b) K-map simplification

c) Logic diagram

ENGINEERING


## Q6] a) ALU

## Solution :-

The arithmetic logic unit is that part of the CPU that handles all the calculations the CPU may need. Most of these operations are logical in nature. Depending on how the ALU is designed, it can make the CPU more powerful, but it also consumes more energy and creates more heat. Therefore, there must be a balance between how powerful and complex the ALU is and how expensive the whole unit becomes. This is why faster CPUs are more expensive, consume more power and dissipate more heat.
The main functions of the ALU are to do arithmetic and logic operations, including bit shifting operations. These are essential processes that need to be done on almost any data that is being processed by the CPU.
ALUs routinely perform the following operations:
Logical Operations: These include AND, OR, NOT, XOR, NOR, NAND, etc.
Bit-Shifting Operations: This pertains to shifting the positions of the bits by a certain number of places to the right or left, which is considered a multiplication operation.
Arithmetic Operations: This refers to bit addition and subtraction. Although multiplication and division are sometimes used, these operations are more expensive to make. Addition can be used to substitute for multiplication and subtraction for division.

Q6] b) 3 bit Up/Down Asynchronous Counter

## Solution :-

Asynchronous counters are those whose output is free from the clock signal. Because the flip flops in asynchronous counters are supplied with different clock signals, there may be delay in producing output.
By adding up the ideas of UP counter and DOWN counters, we can design asynchronous up /down counter. The 3 bit asynchronous up/ down counter is shown below.

ENGINEERING


It can count in either ways, up to down or down to up, based on the clock signal input. UP Counting
If the UP input and down inputs are 1 and 0 respectively, then the NAND gates between first flip flop to third flip flop will pass the non-inverted output of FF 0 to the clock input of FF 1. Similarly, Q output of FF 1 will pass to the clock input of FF 2. Thus, the UP / down counter performs up counting. DOWN Counting
If the DOWN input and up inputs are 1 and 0 respectively, then the NAND gates between first flip flop to third flip flop will pass the inverted output of FF 0 to the clock input of FF 1. Similarly, Q output of FF 1 will pass to the clock input of FF 2. Thus, the UP / down counter performs down counting.
The up/ down counter is slower than up counter or a down counter, because the addition propagation delay will be added to the NAND gate network.

## Q6] c) Octal to Binary Encoder

## Solution:-

An encoder has $2 n$ or fewer input lines, only one of which is in the " 1 " state at a particular time and an $n$-bit code is generated on " $n$ " output lines depending upon which of the input is excited. In other words, an encoder is a circuit in which output lines generate the binary code corresponding to the input value.
An octal to binary encoder has $23=8$ input lines DO to D7 and 3 output lines YOto Y2. Below is the truth table for an octal to binary encoder.

| Input |  |  |  |  |  |  |  | Output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D, | $\mathrm{D}_{6}$ | Ds | D4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | D0 | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | Y0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

Fig.6.c Truth Table of octal to binary encoder.

From the truth table, the outputs can be expressed by following Boolean Function.
Y0 = D1 + D3 + D5 + D7
Y1 $=D 2+D 3+D 6+D 7$
Y2 = D4 + D5 + D6 + D7
Above boolean functions are formed by ORing all the input lines for which output is 1. For instance Y0 is 1 for D1, D3, D5, D7 input lines. The encoder can therefore be implemented with OR gates whose inputs are determined directly from truth table.

## Q6] d) 4-bit Universal shift register

## Solution :-

A Universal shift register is a register which has both the right shift and left shift with parallel load capabilities. Universal shift registers are used as memory elements in computers. A Unidirectional shift register is capable of shifting in only one direction. A bidirectional shift register is capable of shifting in both the directions. The Universal shift register is a combination design of bidirectional shift register and a unidirectional shift register with parallel load provision. The register operations performed for the various inputs of select lines are as follows:

| S1 | SO | REGISTER OPERATION |
| :---: | :---: | :---: |
| 0 | 0 | No changes |
| 0 | 1 | Shift Right |
| 1 | 0 | Shift Left |
| 1 | 1 | Parallel Load |

4-bit universal shift register is built with four blocks each constituted of a 4X1 mux and a D-flipflop. All the blocks are essentially identical. Because all the multiplexers in the register are wired similarly,

The $L$ inputs come through port 11 , which is why the $L$ inputs are readable only when $S 1 S 0=11$. The feedback Q wires are connected at port 00 , so that when $\mathrm{S} 1 \mathrm{SO}=00$ the output Q of the D -flipflops
feed back into the flipflops' inputs resulting in no total change in the register content. Port 01 is wired to facilitate right-shifts. In mode S1S0 = 01 only port 01 is active and it takes its value from the previous more significant flipflop and passes it down to the flipflop wired to its mux output. Lastly port 10 is wired to conduce to left-shifts. Being the only active port when $\mathrm{S} 1 \mathrm{SO}=10$, it remits the output of the less significant flipflop sourcing into it to the flipflop wired to its mux output. As a consequence of this wiring pattern where each block of the register is an exact replica of any other block, the selector switches are able to align the behavior of all the multiplexers simultaneously. This coincidence of behavior is what we refer to as mode behavior of the universal register.

## Q6] e) VHDL

## Solution :-

VHDL stands for very high-speed integrated circuit hardware description language. This language was first introduced in 1981 for the department of Defense (DoD) under the VHSIC program.
VHDL is a hardware description language that can be used a model a digital system at many levels of abstraction, ranging from the algorithmic level to the gate levels.
Structure of VHDL Module:
The Main component of VHDL module consist of following declaration.

1) Package
2) Entity
3) Architecture
4) Configuration

The following fig. shows the relationship of these basic blocks of VHDL program.
A design may include any number of packages, entity, and Architecture and configuration declaration.
The entity and architecture blocks are compulsory but packages and configuration blocks are optional.


Fig 6.e Relationship of VHDL Design units

ENGINEERING

Features of VHDL are as follows:

1) Designs are organized hierarchically.
2) Each design element has:
i) A well-defined interface.
ii) A precise behavioral specification using either algorithmic description or hardware structural description.
3) Models concurrency, timing, and clocking:
i) Handles asynchronous and synchronous circuits
ii) Designs can be simulated.
4) Language is not case sensitive.
5) A formal language for specifying the behavior and structure digital circuit.
